> Congress / Advance Programme / Conferences / DIPES

DIPES 2004: IFIP Working Conference on Distributed and Parallel Embedded Systems

TC10 - Computer Systems Technology
SIG ES - Embedded Systems

Room: Concorde 2

Conference Chair: Bernd Kleinjohann (U. Paderborn/C-LAB, Germany)

Programme Committee co-Chairs: Guang Gao (U. Delaware, USA) and Hermann Kopetz (Technical U. Vienna, Austria)

Programme

Monday 23 August 2004

13h30-15h: UML Based System Design

MDA Platform for Complex Embedded Systems Development - Chokri Mraidha, Sylvain Robert, Sebastien Gerard, David Servat ( CEA-LIST - CEA SACLAY, France)  

On Detecting Deadlocks in Large UML Models - based on Expressive Subset - Michael Kersten, Wolfgang Nebel (U. Oldenburg, Germany)  

Verification Framework for UML-based Design of Embedded Systems - Martin Kardos, Yuhong Zhao (U. Paderborn, Germany)

15h30 - 17h: Verification and Analysis

LTL's Intuitive Representations and its Automaton Translation - Yuhong Zhao (U. Paderborn, Germany)

Modeling and Verification of Hybrid Systems based on Equations - Kazuhiro Ogata (NEC Software Ltd./JAIST, Japan), Daigo Yamagishi, Takhiro Seino, Kokichi Futatsugi (Graduate School of Information Science, JAIST, Japan)

Distribution of Time Interval between Successive Interrupt Requests - Wojciech Noworyta (Polytechnic Wroclawska, Poland)

Tuesday 24 August 2004

10h30 - 12h: Fault Detection and Toleration

A Membership Agreement Algorithm Detecting and Tolerating Asymmetric Timing Faults - Hakan Sivencrona (SP Swedish National Testing and Research Institute, Sweden) , Mattias Persson, Jan Torin (Chalmers U. Technology, Sweden)

Temporal Bounds for TTA: Validation - Karen Godary, Isabelle Auge-Blum, Anne Mignotte (CITI/INSA Lyon, France)

An Efficient Active Replication Scheme that Tolerate Failures in Distributed Embedded Real-Time Systems - Alain Girault, Hamoudi Kalla (INRIA Rhone-Alpes, France), Yves Sorel (INRIA Rocquencourt, France)

13h30 - 15h: Automotive and Mechatronic System Design

Development of Distributed Automotive Software - Uwe Honekamp, Matthias Wernicke (Vector Informatik, Germany)  

Experiences from Model Based Development of Drive-by-Wire Control Systems - Per Johannessen, Fredrik Toerner (Volvo Car Corporation, Sweden), Jan Torin (Chalmers U. Technology, Sweden)  

Hardware Design and Protocol Specification for the Control and the Communication of a Mechatronic System - Andre L. De Freitas (U. Paderborn/MLaP, Germany) Achim Rettberg, Andreas Hennig (U. Paderborn/C-LAB, Germany)

15h30 - 17h: Networks and Communication

A Decentralized Self-Organized Approach for Wireless Sensor Networks - Jean-Paul Jamont (INP Grenoble, France), Michel Occelo (U. Pierre-Mendes France , France)

A Software Architecture and Supporting Kernel for Largely Synchronously Operating Sensor Networks - Kane Kim, C.S. Im, M.C. Kim, Y.Q. Li, S.M. Yoo, and L.C. Zheng (U. California, USA)

Adaptive Bus Encoding Schemes for Power-efficient Data Transfer in DSM Environments - Claudia Kretzschmar, Markus Scheithauer, Dietmar Müller (Chemnitz U. Technology, Germany)

Wednesday 25 August 2004

10h30 - 12h: Scheduling and Resource Management

A Novel Approach for Off-Line Multiprocessor Scheduling in Embedded Hard Real-Time Systems - Raimundo da Silva Barreto (Federal U. Amazon, Brazil), Paulo Romero Martins Maciel (Federal U. Pernambuco, Brazil)

Schedulability Analysis and Design of Real-Time Embedded Systems with Partitions - David Doose, Zoubir Mammeri (IRIT., France)

lexible Resource Management - Carsten Boeke, Simon Oberthuer (U. Paderborn, Germany)

13h30 - 15h: Hardware Architectures and Synthesis

Automatic Synthesis of System C-Code from Formal Specifications - Carsten Rust, Achim Rettberg (U. Paderborn/C-LAB, Germany)  

Behavioural Synthesis of a Parallel Hardware JPEG Decoder from a Functional Specification - John Hawkins, Ali E. Abdallah (South Bank U., UK)  

A Self-Controlled and Dynamically Reconfigurable Architecture - Florian Dittman (U. Paderborn, Germany) Achim Rettberg (U. Paderborn/C-LAB, Germany)

15h30 - 17h: Invited talk

New directions in embedded processing - field programmable gate arrays and microprocessors - Patrick Lysaght (Senior Director, Xilinx Research Labs, Xilinx Inc., USA)

Thursday 26 August 2004

10h30 - 12h: Design Space Exploration

Profiling PEARL Design Specifications - Roman Gumzej, Matja Colnari, (U. Maribor, Germany ) Wolfgang A. Halang (U. Hagen , Germany)  

A Multiobjective Tabu Search Algorithm for Design Space Exploration of Embedded Systems - Frank Slomka, Karsten Albers (U. Oldenburg, Germany) , Richard Hofmann (U. Erlangen-Nürnberg, Germany)  

Design Space Exploration with Automatic Generation of IP-Based Embedded Software - Julio C. B. de Mattos, Lisane Brisolara, Renato Hentschke, Luigi Carro, Flavio Wagner (Federal U. Rio Grande do Sul, Brazil)

13h30 - 15h: Design Methodologies and User Interfaces

A Multi-level Design Pattern for Embedded Software - Ricardo J. Machado, Joao M. Fernandes (U. do Minho, Portugal)

A Petri Net Based Approach for the Design of Dynamically Modifiable Embedded Systems - Carsten Rust, Franz Josef Rammig (U. Paderborn/C-LAB, Germany)

Internet Premium Services for Flexible Format Distributed Devices - Brigitte Oesterdiekhoff (U. Paderborn/C-LAB Germany)

15h30 - 17h: Short Papers

Evaluating High-level Models for Real-Time Embedded Systems Design - Lisane Brisolara, Leandro Becker, Luigi Carro, Flavio Wagner, Carlos Eduardo Pereira (Federal U. Rio Grande do Sul, Brazil)  

A Data Flow Language (Avon) as an Architecture Description Language (ADL) - Ashoke Deb (Memorial U. St. John's, Canada)  

Engineering Concurrent and Reactive Systems with Distributed Real-Time Abstract State Machines - Uwe Glässer, Mona Vajihollahi (Simon Fraser U., Canada)

  The Implications of Real-Time Behavior in Networks-on-Chip Architectures - Edgard de F. Corrêa (Federal U. Rio Grande do Sul, Federal U. Rio Grande do Norte, Brazil) , Eduardo W. Basso, Gustavo R. Wilke, Flávio R. Wagner, Luigi Carro (Federal U. Rio Grande do Sul, Brazil)  

ME64 - A Parallel Hardware Architecture For Motion Estimation Implemented in FPGA - Diogo Zandonai (Federal U. Rio Grande do Sul, Genius Institute of Technology, Brazil), Sergio Bampi (Federal U. Rio Grande do Sul, Brazil), Marcel Bergerman (Genius Institute of Technology, Brazil)